Great progress has recently been achieved in SiGe HBT performance, with f T demonstrations over 350GHz [1] [2] and ring oscillator delays below 3.6ps [3] . Although some key material properties of silicon are inferior to those of III-V devices, the ability in silicon to reduce parasitic resistance and capacitance through complex device structures has enabled near performance parity between silicon and III-V devices.
Intrinsic device performance
Intrinsic device performance continues to be dominated by transit time, and as a result, the device vertical dimensions and carrier velocity remain key performance limiting factors. Despite the material advances providing reduced diffusion in recent years, the diffusion of the base dopant still is a key factor determining vertical device dimensions. This is in part a result of the complex device construction in today's SiGe HBT. High-temperature anneals (i.e. 900-1000 o C) for emitter drive-in and silicides promote diffusion and complex structures require diffusion (i.e. to reduce resistance or neutralize edge defects). New materials, new structures, and new processes will inevitably improve the vertical dimensions.
With these ever-reduced dimensions, the carrier velocity (now dominated by phonon and impurity scattering) will start to enjoy benefits of ballistic transport. Structural elements, such as a designed-in conduction band discontinuity at the emitter-side of the neutral base, should provide increased performance advantages.
Further, collector doping increase will push device operation to ever-higher Kirk-effect currents. This improves device f T through the well-known proportionality to I C and thus g M . This also reduces space-charge dimensions and thus transit time. The tradeoff of performance compared to increased capacitance is generally favorable to f T improvements and less favorable to f MAX improvements.
Through TCAD simulations, we have explored intrinsic device performance exceeding f T =1 THz. The work is similar to the drift-diffusion simulations reported in [5] , except with full 2D process simulation and 2D device operation including self-heating effects. Device simulations were performed on an intrinsic region indicated by the rectangle of Figure 1 , including low electrical and thermal resistance connections in locations shown by the gray shapes outside the base, emitter, and collector. The process and device simulation was first calibrated to the 350GHz device reported in [1] . The THz intrinsic device compares to the 350GHz device with 3X higher peak f T current density J C , 3X higher collector-base capacitance C CB , and 1/3 the collector resistance R C .
Extrinsic performance
The extrinsic device, while often neglected in analysis of performance improvements, truly has a significant effect on performance, yet also provides the greatest opportunity because there are limited fundamental tradeoffs. To illustrate, consider Figure 2 , which shows normalized R B and C CB values versus f T across many reported devices [3, 4, 6, 7, 8, 9, 10, 11] . Note that while it is important to reduce C CB and R B for performance improvements, because C CB is largely an intrinsic-dominated parasitic, and R B is largely an extrinsicdominated parasitic, the advances in technology have found To estimate the performance limiting effect of the extrinsic device, consider the comparison of device f T and f MAX performance for both the 350GHz (extrinsic) device and the THz (intrinsic) device, as shown in Figure 3 . In this comparison, we have added essentially the same extrinsic device structure to the two intrinsic devices. The exception is that the extrinsic portion of the THz device has reduced epitaxy thickness above the subcollector, and this increases extrinsic C CB . For the 350GHz (extrinsic) device, f T =557 and f MAX =630 GHz intrinsic performance become 332 and 224 GHz with the addition of the extrinsic device respectively. The latter correspond approximately to measured values reported in [1] . On the THz (intrinsic) device, f T =1165 and f MAX =798 GHz intrinsic performance become 525 and 171 with the extrinsic device added respectively.
With the higher intrinsic performance, the device is more sensitive to the parasitic resistance and capacitance. This is a result of the need to reduce all the parasitic and transit times commensurately. With the reduction in the intrinsic portions of delay, the extrinsic portions become more significant. Figure 3 also shows that the C CB and R C are especially affected by adding the extrinsic device.
Practical effects
Increasing collector doping, a necessary part of achieving higher performance, results in both higher electric fields and higher operating current densities. These effects result in a lower breakdown voltage and higher device self-heating. While not imposing hard limits to device performance, they must be carefully considered in device design and reliability assessment, becoming more difficult in THz devices.
Avalanche current has been shown to induce base current degradation at low biases due to the hot-carrier damage in the emitter-base junction edge dielectric [12] . Yet, as shown so far in 200GHz SiGe HBTs, these effects do not limit the device bias to below BV CEO , and the effects are expected to have minimal impact to most applications.
Device self-heating, on the other hand, imposes a more serious limitation and both the device and circuit designer need to be aware. Unlike in CMOS devices, which have exhibited linear currents in the range of 700-1000µA/µm, with recent maximum voltages in the range of 1V, the SiGe HBTs with f T >100 GHz have called for currents in the range of 1500 µA/µm achieved at voltages in the range of 1.5V. The result is greater device self-heating that needs to be managed by the device designer by reducing emitter stripe width and other layout optimization techniques, and by the circuit designer through careful analysis of device temperature impact on metal reliability.
Conclusions
There remains significant opportunity for SiGe HBT performance improvement. Many processes available in CMOS have not yet been implemented in SiGe HBTs: spike anneals, low barrier silicides, and self-alignment techniques are to name a few. Continued vertical scaling on the intrinsic device will hinge on new processes and materials. The extrinsic device will be the most challenging to continue parasitic resistance and capacitance reduction. 
